Debian Bug report logs - #505971
RFP: eispice -- eispice - a clone of the Berkeley SPICE 3 Simulation Engine

Package: wnpp; Maintainer for wnpp is <wnpp@debian.org>;

Reported by: "wzab@ise.pw.edu.pl" <wzab@ise.pw.edu.pl>

Date: Mon, 17 Nov 2008 10:23:51 UTC

Severity: wishlist

Reply or subscribe to this bug.

Toggle useless messages

View this report as an mbox folder, status mbox, maintainer mbox


Report forwarded to debian-bugs-dist@lists.debian.org, wzab@ise.pw.edu.pl, <wnpp@debian.org>:
Bug#505971; Package wnpp. (Mon, 17 Nov 2008 10:23:57 GMT) Full text and rfc822 format available.

Acknowledgement sent to "wzab@ise.pw.edu.pl" <wzab@ise.pw.edu.pl>:
New Bug report received and forwarded. Copy sent to wzab@ise.pw.edu.pl, <wnpp@debian.org>. (Mon, 17 Nov 2008 10:25:15 GMT) Full text and rfc822 format available.

Message #5 received at submit@bugs.debian.org (full text, mbox):

From: "wzab@ise.pw.edu.pl" <wzab@ise.pw.edu.pl>
To: Debian Bug Tracking System <submit@bugs.debian.org>
Subject: RFP: eispice -- eispice - a clone of the Berkeley SPICE 3 Simulation Engine
Date: Mon, 17 Nov 2008 10:52:17 +0100
Package: wnpp
Severity: wishlist


Package name    : eispice
Version         : 0.11.6
Upstream Author : Charles Eidsness <charles@thedigitalmachine.net>
URL             : http://www.thedigitalmachine.net/eispice.html
License         : GPL
Programming Lang: C, Python, Fortran
Description     : eispice - a clone of the Berkeley SPICE 3 Simulation Engine

eispice is a clone of the Berkley SPICE 3 Simulation Engine. It was
originally targeted toward PCB level Signal Integrity Simulation; simulating
IBIS model defined devices, transmission lines, and passive termination but
the scope of the tool has been slowly expanding to include more general
purpose circuit simulation features.

The Simulator
The simulation engine is written in C and utilizes the SuperLU matrix
library for solving the MNA Matrices. It should run faster than Berkley
Spice for most IBIS based SI simulations (it's difficult to directly compare
them because spice doesn't directly support IBIS models).

Models
eispice contains a subset of standard spice3 device models. The intent is to
one day be completely compliant with models available in the basic spice3f5
release. eispice also includes a set of unique models like direct IBIS model
support, Python based Behavioral models, non-linear capacitors, etc. Refer
to the User's Manual for more details about what's available in the current
release.

Python
Other than being the only Open Source simulator that provides native IBIS
model support, the most unique feature of eispice is its Python based
front-end. The eispice simulator is wrapped into a Python Module (the
simulator itself is written in C) which makes it possible to use the Python
language to control simulations and process results. For those familiar with
Berkley Spice and not Python; a Python shell can be used in place of the
nutmeg and Python scripts can be run like batch-mode SPICE.

One of the powers of Python is the ability to integrate different Python
Modules. A great example of this is Thomas' MyHDL/eispice Mixed-Mode
Example.

The Plotter
eispice includes a very simple plot utility or you can use the Python
Plotting tool of your choice, e.g. matplotlib.

-- System Information:
Debian Release: lenny/sid
  APT prefers testing
  APT policy: (500, 'testing'), (500, 'stable')
Architecture: i386 (i686)




Send a report that this bug log contains spam.


Debian bug tracking system administrator <owner@bugs.debian.org>. Last modified: Sun Nov 8 13:05:10 2009; Machine Name: rietz.debian.org

Debian Bug tracking system
Copyright (C) 1999 Darren O. Benham, 1997,2003 nCipher Corporation Ltd, 1994-97 Ian Jackson.